Abstract-This paper presents a 20-Gb/s optical receiver circuit fabricated with standard 65-nm CMOS technology. Our receiver circuits are designed with consideration for parasitic inductance and capacitance due to bonding wires connecting the photodetector and the circuit realized separately. Such parasitic inductance and capacitance usually disturb the high-speed performance but, with careful circuit design, we achieve optimized wide and flat response. The receiver circuit is composed of a transimpedance amplifier (TIA) with a DC-balancing buffer, a post amplifier (PA), and an output buffer. The TIA is designed in the shunt-feedback configuration with inductive peaking. The PA is composed of a 6-stage differential amplifier having interleaved active feedback. The receiver circuit is mounted on a FR4 PCB and wire-bonded to an equivalent circuit that emulates a photodetector. The measured transimpedance gain and 3-dB bandwidth of our optical receiver circuit is 84 dBΩ and 12 GHz, respectively. 20-Gb/s 2 31 −1 electrical pseudo-random bit sequence data are successfully received with the bit-error rate less than 10 −12
I. INTRODUCTION
Recently, the demands for optical interconnects are greatly increasing in short-reach applications such as chip-to-chip and board-to-board interconnects due to tremendous bandwidth requirement growth for many data-processing applications. Although monolithically integrated optical receivers that contain both photodetectors (PDs) and electronic circuits are highly desirable [1] , most integrated optical receivers for highspeed applications are based on III-V semiconductors which may have disadvantages in cost consideration. A hybrid approach in which photodetectors and receiver circuits are implemented in different technologies and electrically connected on a board is routinely used. However, such a hybrid approach necessarily includes undesired parasitic capacitance and inductance [2] , which can limit the high-speed operation and distort the frequency response of the optical receiver. One possibility of mitigating the influence of such parasitic effects is adding compensation circuits between PD and transimpedance amplifier (TIA) [3, 4] . However, such an approach increases the overall chip size. In this paper, we take another approach in which we include the parasitic effects in our TIA design so that it can be used for enhancing the receiver bandwidth. For this, we first characterize characterize the influence of parasitic capacitance and inductance due to bonding wires and, with this knowledge, optimize our receiver circuit design. It is found that the influence of parasitic inductance of bonding wires can be optimized with careful design for the receiver circuit bandwidth using less passive inductors. With our design-optimized receiver circuit realized in 65-nm CMOS, we demonstrate 20-Gb/s operation. This paper is organized as follows. We firstly examine design consideration for successful hybrid integration involving pad capacitances and bonding wire inductances in Section II. Section III discusses optical receiver circuit design. Measurement results of our optical receiver circuit are presented in Section IV. Finally, Section V concludes the paper.
II. BANDWIDTH OPTIMIZATION OF HYBRID INTEGRATION
There are many packaging methods for hybrid integration such as wire bonding, ball grid array, and flip-chip bonding. Among these, our investigation is focused on hybrid integration with wire bonding as it is simplest and most cost-effective. Figs. 1 
where , ω n becomes the largest 3-dB bandwidth with flat response, which is determined by C 1 and L BW . Among the parameters used above, C 1 is determined by the characteristics of the target PD and pad capacitance. For our investigation, the target PD has C PD of 177-fF and C PAD1 of 50-fF, resulting in C 1 of 227-fF. According to Eq. (2), in order to achieve large bandwidth, L BW should be minimized. Fig. 2 shows a microphotograph of a bonding wire connecting two chips. Because the minimum distance between two chips for wedge bonding is 0.5 mm with the wedge bonder available to us, the smallest bonding wire length we can have is about to 1 mm. Since the wire-bonding inductance for the wire used in our investigation is 0.8 nH/mm [5] . The minimum L BW that we can have is about 0.8 nH.
Since , we can determine the relationship between R IN and C IN for the parameter values determined above as shown in Fig. 3 . For C PAD2 , 50-fF is used assuming the pad size is 90 µm ×50 µm.
is important in our optical receiver design since this condition produces the largest bandwidth without pronounced peaking in the second-order system [6] . Fig. 4(a) shows the simulation frequency responses of hybrid-integrated optical for R IN = 62 Ω. As can be seen, the optimal frequency response requires an optimal value of L BW , which shows larger bandwidth than the case of no bonding wire inductance. We find that there is about +/− 10-% variance in L BW due to the bonding wire length difference in actual wire bonding operation.
III. CMOS OPTICAL RECEIVER CIRCUIT DESIGN
Fig . 5 shows the block diagram of our optical receiver circuit. An equivalent circuit for PD is used for evaluating receiver circuit performance. The receiver circuit includes TIA with DC-balancing buffer, post amplifier (PA) and output buffer with 50-Ω termination, for measurement with test instruments.
TIA with DC-Balancing Buffer
Although several TIA configurations are possible for high-speed TIA operation such as current-mode TIA [4] , TIAs with regulated cascode input stage [7] or π-type inductive peaking [8] , these have relatively low gainbandwidth products, large chip area, and high input noises. Instead, a shunt-feedback TIA is used in our design. Fig. 6(a) shows the schematic diagram of our shunt-feedback TIA. It consists of two feedback resistors and a core amplifier which is a two-stage differential amplifier with inductive peaking. The core amplifier employs two center-tap inductors to achieve large bandwidth with a small chip area. C IN of shunt-feedback TIA is determined by the input MOSFET size of TIA core amplifier and R IN is simply given as R F /(1+A core ) where R F indicates feedback resistance and A core is voltage gain of TIA core amplifier. C IN of 30-fF is used for our design that provides sufficient gain and bandwidth for the TIA core amplifier. Then, with A core of 12 dB [V/V] and R F of 300 Ω, R IN is determined to 60 Ω. Fig. 7 shows the normalized magnitude response of the designed TIA in post-layout simulation done with the PD equivalent. As can be seen in the figure, 3-dB bandwidth is enhanced from 8 GHz to 12 GHz with 0.8-nH of L BW . Responses with L BW = 0.7 and 0.9 nH are also shown, corresponding to roughly +/−10-% variance in L BW . As can be seen, the influence of L BW variance on the transimpedance response is not significant. Since the photo-generated currents are supplied to only one port of differential TIA inputs, TIA produces output differential signals with a DC offset, which causes a decision threshold problem. To solve this, a DCbalancing buffer is added at the TIA output. Fig. 6(b) shows the schematic of the DC-balancing buffer which consists of two low-pass filters and f T -doubler. The low cut-off frequency of the buffer is set to 5 MHz to avoid any DC wander.
Post Amplifier
The PA provides additional gain to drive the following stage, which can be output buffers in our present design or a clock and data recovery circuit in an optical receiver with additional blocks integrated. Fig. 8(a) shows the simplified block diagram of the PA composed of six gain stages with interleaved active feedback [4] , which allows sufficient gain and bandwidth for 20-Gb/s operation. Fig.  8(b) shows the schematic diagram for the part inside the box in Fig. 8(a) . Fig. 9 shows the chip photograph of the optical receiver fabricated with standard 65-nm CMOS technology. Our receiver circuit occupies 0.44 mm × 0.5 mm of chip area, and consumes 84 mW with 1.2-V supply excluding output buffers. Fig. 10 shows the measurement setup. The photodetector equivalent circuit realized with the same 65-nm CMOS technology and the optical receiver circuit are connected with bonding wires on a FR4 test board. The measurements are done with on-wafer probing. The PD equivalent circuit includes a 50-Ω matching resistor, a 5-kΩ resistor that converts applied voltages into currents, and two 177-fF MIM capacitors emulating PDs. Fig. 11 shows measured and simulated transimpedance frequency responses. The measured transimpedance gain and 3-dB bandwidth is 86 dBΩ and 12 GHz, respectively. The sensitivity of our optical receiver circuit for BER less than 10 -12 can be estimated using the following equation [10] , 14.1 ( 1) 10 log 1000 2 ( 1) n Rx e e I r Sensitivity r
IV. MEASUREMENT RESULTS
where ρ is the PD responsivity and e r is the extinction ratio of the modulator. With ρ = 0.5 A/W and e r = 5 dB, above equation gives sensitivity of −12.7 dBm for I n,Rx of 2.55 µA rms . Table 1 shows performance comparison with previously reported 20-and 25-Gb/s receivers. For fair comparison, we use the following figure of merit (FOM) given in [11] :
The FOM includes gain-bandwidth product, power dissipation. Our receiver has the highest FOM of 2850 GHzΩ/mW. This is because our receiver does not use any inductors for compensating the parasitic inductance between PD and receiver circuit and the parasitic inductance is used for enhancing the receiver bandwidth.
V. CONCLUSION
A 20-Gb/s optical receiver circuit is realized in 65-nm CMOS technology. Bonding-wire inductance and pad capacitance are considered in our design so that the optimum receiver circuit can be achieved. 
